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DEVELOPMENT OF NANO-PATTERNED SAPPHIRE SUBSTRATES 
FOR DEPOSITION OF AlGaInN SEMICONDUCTORS BY  
MOLECULAR BEAM EPITAXY   
BOWEN SONG 
ABSTRACT 
 This research addressed the design and fabrication of nano-patterned sapphire 
substrates (NPSS) as well as the growth by molecular-beam epitaxy (MBE) on such 
substrates of AlGaN and InGaN multiple quantum wells (MQWs).  In recent years a 
number of LED manufacturers are developing nitride LED devices emitting in the visible 
part of the electromagnetic spectrum on micron-patterned sapphire substrate (MPSS). 
These devices are reported to have lower threading dislocation densities, resulting in 
improvement of the LED internal quantum efficiency (IQE). Furthermore, the LED 
devices fabricated on MPSS were also found to have   improved light extraction 
efficiency (LEE), due to light scattering by the patterned substrate. My research focuses 
on the development of nano-patterned sapphire substrate aiming to improve the 
performance of LEDs grown by MBE and emitting at the deep ultraviolet region of the 
electromagnetic spectrum.   
In order to optimize the nano-patterning of the sapphire substrates for maximum 
light-extraction, the Finite-Difference Time-Domain (FDTD) simulation method was 
  vii 
employed. The LEE enhancement was calculated as a function of the diameter, height 
and perion of the pattern. The calculations were performed only at a single wavelength, 
corresponding to the maximum of the emitted LED spectrum, which was taken to be 280 
nm. These calculations have shown that the best sapphire substrate patterning strategy for 
this wavelength is the cone shape pattern in hexagonal array structure. Based on limited 
number of calculations I found that the optimum period, diameter and height of this cone 
shaped pattern are 400nm 375nm and 375nm respectively. Experimentally, nano 
patterned substrates were fabricated through natural and nano-imprint lithography. In 
natural lithography the first step for the definition of the nano-pattern consists of coating 
the sapphire substrate with photoresist (PMMA) followed by depositing a monolayer of 
polystyrene nanospheres, 400nm in diameter, using the Langmuir–Blodgett method. 
These spheres assemble on the substrate and form a closed packed hexagonal array 
pattern. Following this step the size of the spheres was slightly reduced using reactive-ion 
etching (RIE) in oxygen plasma. This was followed by the deposition a chromium film, 
lift-off to remove the polystyrene spheres and RIE to remove the PMMA from the 
footprints of the spheres. The substrate was then coated with a nickel or chromium films 
followed by another lift-off which defines the final mask for the formation of cone 
shaped features by RIE in a CHF3 plasma. 
An alternative method for pattern definition was the nanoimprint lithography; the 
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stamp for this method (2 mm2 in size) was formed on Silicon substrate using e-beam 
lithography. NPSS with high quality pillar shape was also fabricated by this method, 
however, this method can produce only small size patterns.  AlGaN films and 
GaN/InGaN MQWs were deposited on the NPSS by MBE, and characterized by 
Scanning electron microscopy and photoluminescence and cathodoluminescence 
measurements. The cathodoluminescence and photoluminescence spectra show that films 
grown on NPSS has much stronger luminescence than the films grown on flat sapphire 
substrate, consistent with enhanced light extraction efficiency. 
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CHAPTER 1: Introduction and background  
1.1 Introduction to III-Nitride semiconductors 
Much attention has been given to the study of III-Nitride materials over the last 
two decades. Gallium nitride (GaN), indium nitride (InN) and aluminum nitride (AlN), 
together with their alloys, belong to group of materials called “nitride semiconductors”. 
Nitride semiconductors material has direct band gaps that cover the spectral range from 
near infrared (IR) to deep ultraviolet (UV).  As it is shown in Figure 1.1 InN has a band 
gap of 0.7eV, GaN of 3.4eV and AlN of 6.2eV. Successful development of device within 
this entire spectral range will lead to revolutionary progress in solid-state lighting, high 
definition (HD) displays, biological detection, solar cells, etc. Nitride semiconductors are 
structurally stable. The robustness of these materials leads to fabrication of high 
temperature high power and high frequency electronic devices.  
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Figure 1.1: Band gap energy vesus lattice constant of III-niride semiconductors at room 
temperature[Optical properties 2014]. 
Because native substrate are not commercially avaiable until recently, the nitride 
semiconductors are grown heteroepitaxially on foreign substrates such as sapphire, 
silicon and SiC. Because of the large lattice mismatch between GaN and sapphire (15%), 
researchers have developed a number of nucleation steps to facilitate the eptitaxy growth. 
This includes the convertion of the surface of the sapphire from Al2O3 to AlN by 
exposing the sapphire to an nitrogen plasma or ammonia. This process is known today as 
niridation of sapphire [Moustakas et al., 1992]. Altough this nucleation step improves the 
epitaxial growth, a second nucleation step, known as AlN or GaN buffer is used on the 
top of the nitridated sapphire substrate. The AlN buffer was developed by Amano and co-
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workers [Amano et al., 1986]. The GaN buffer was first proposed by the Boston 
University group [Lei et al., 1991, Moustakas et al., 1992] using the MBE method and 
subsequently by Nakamula [Nakamula, 1991] by the MOCVD. The defective GaN buffer 
were found to dirvert the threading dislocations (TDs) and facilidated their annihilation 
[Moustakas 2013].  
In section 1.2 I briefly discuss the current challenges with the fabrication of 
nitride LED devices. Such challenges directly motivated the research on patterned 
sapphire substrate (PSS). Section 1.3 mostly reviews recent developments in PSS 
technology. Section 1.4 introduces the scope and organization for this thesis. 
1.2 Challenges in fabricating III-Nitride LEDs  
1.2.1 Lattice misfit strain and dislocations  
III-Nitride LED devices include several thin films grown epitaxially on a 
crystalline substrate. Based on the crystalline relation between substrate and deposited 
material, the epitaxial growth can be classified as homoepitaxy and heteroepitaxy. In 
homoepitaxy, a crystalline film is grown on a substrate or film of the same material. This 
process is often abbreviated as “homoepi”. Heteroepitaxy, on the other hand, refers to the 
epitaxy that substrate and epitaxy films are different from each other. These two 
processes are schematically illustrated in Figure 1.2. Although for many applications 
homoepitaxy is desired to minimize defects and increase electron mobility, heteroepitaxy 
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is more commonly used in fabrication of compound semiconductor materials because the 
cost of high quality single crystalline substrate is much higher or even appropriate 
substrates are not commercially avaiable  
In homoepitaxy, the substrate and epitaxial layer (epilayer) are lattice matched. 
 
 
Figure 1.2: Schematic illustration of lattice matched and lattice mismatched epitaxy. Left: 
blue dots indicate the substrate lattice while yellow ones indicate the epilayer lattice. In 
right figure, the green dots indicate the lattice mismatched lattice.  
Lattice mismatch happens in heteroepitaxy in which the substrate and epilayer 
have different lattice constants. In this case, the mismatch is quantified by a parameter 
known as lattice misfit (F), given by Equation 1.1.  
s
es
a
aaF −=              (1.1) 
In this equation αs and αe are the in-plane lattice constants of the substrate and 
film. For example, the lattice misfit between sapphire and AlN is 13%, and for GaN,  is 
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15%. As the mismatch gets larger, the epilayer gets strained to conform to the lattice 
structure of the substrate. If the thickness of the epilayer in heteroepitaxy is smaller than a 
“critical thickness”, the lattice misfit can be accommodated by the homogeneous strain. 
However, above the critical thickness, dislocations are formed to accommodate the lattice 
mismatch. Misfit dislocation (MD) and threading dislocation (TD) generation must be 
considered for situations in which the film is grown well in excess of a critical thickness 
[Popem W 1996]. The focus of this dissertation is on minimizing the “threading 
dislocations”, which constitute the majority of the dislocations observed in GaN/AlGaN 
films [Moustakas, et al., 2002].  
The threading dislocations are always aligned perpendicularly to the interface and 
have pure edge, pure screw or mixed characters [Moustakas, et al., 2002]. The typical 
density of TDs is around 108 to 1010 cm-2. Although TDs can propagate to the active 
region of a device and have dangling bonds that may acts as scattering centers or free 
carrier recombination centers [Ng et al., 1998, Weimann et al., 1998].  These authors 
concluded that vertical devices are unaffected by the scattering of electrons at threading 
dislocation lines due to the repulsive band bending around dislocations and the 
directional dependence of the dislocation scattering. Even so, eliminating TDs in films is 
still desirable because TDs may still influence the lifetime of LED device, especially for 
those used for high temperature applications.   
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Various methods have been proposed to eliminate the TDs. A two steps growth 
method on sapphires substrate developed by Moustakas’ group in Boston University 
significantly addresses this problem. The first nucleation step is the conversion of 
sapphire from Al2O3 to AlN, a process known as nitration [Moustakas et al., 1992]. The 
second nucleation step is the deposition at low temperatures a defective GaN film known 
as GaN-buffer or LT-GaN. Both nucleation steps are currently utilized in all 
commercially available blue-green LEDs [Moustakas et al., 1993].  
Epitaxial lateral overgrowth (ELO) is another effective technique that helps to 
eliminate threading dislocations in epitaxial films. ELO is a method of selective growth 
on a substrate that has patterned SiO2 windows. Fig 1.3 shows a cross-sectional TEM 
micrographs of ELO GaN grown using the MOVPE method [Nam, O.-H et al., 1997]. 
Each black line is a TD that propagating vertically from substrate into the epitaxial layer. 
The crystal right above SiO2 window where GaN film grows laterally contains almost no 
TDs, while in the GaN film grown vertically inside the SiO2 window a large number of 
TDs are observed. In [Zhonghai et al., 1998] the author demonstrated that the GaN film 
grown laterally is found to contain fewer TDs than the window regions by several orders 
of magnitude.  
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Figure 1.3:  Cross-section TEM micrograph of a laterally overgrown GaN layer on a 
SiO2 mask. 
Despite of its attracting feature to reduce TDs, the ELO process suffers from two 
problems that constraint its practicability. As shown in Figure 1.3 the ELO process 
cannot generate a high quality film in the entire wafer. Another problem is growing 
AlN/GaN films on micro-strip patterned substrates usually requires a coalescence 
thickness close to 10 um. Such large thickness greatly increases the epitaxial time and 
increase cost of the devices [Dong P et al., 2013].  
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1.2.2 Low light extraction efficiency (LEE) in LEDs 
The majority of blue LEDs as well as UV LEDs grown on sapphire are flip chip 
bonded onto a sub mount with P-side down and the light is extracted from the sapphire. 
Light extraction efficiency (LEE) of a LED refers to total optical power that emitted to 
free space with respect to the total optical power that is generated in the active region of 
the device. The external quantum efficiency (EQE) of an LED can be expressed as EQE 
= IQE× LEE×CIE, where IQE refers to internal quantum efficiency and CIE refers to 
carrier injection efficiency. In the early GaAs LEDs, the devices suffer from a significant 
difference between high IQE and EQE [Schnitzer et al., 1993]. It turns out that the low 
LEE is responsible for this difference. This is because the light undergoes internal 
reflection in the interface between the high refraction index semiconductors to air. For 
example, the refractive index of GaN is 2.429 and by using the Shnell’s law, the escape 
cone for light source inside GaN is only 24o.  
2
)cos1( φ−
==
eSufaceTotalSpher
AreaeTotalescap      (1.2) 
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Figure 1.4: (a) Definition of the escape cone by the critical angle cφ . (b) Area element dφ  
(c) Area of calotte-shaped section of the sphere defined by radius r  and angle cφ [Optical 
properties 2014] 
According to figure (c) only 4% of the light can escape from the semiconductor. 
One solution is to incorporate the diode in the center of a dome-shaped package.  The 
material of the package must have the same index of refraction as the semiconductor so 
that all the light can escape the package surface perpendicularly. However, this package 
adds up the cost of LEDs. 
In recent times an alternative method has been developed in order to improve the 
growth by reducing the density of TDs and also by increasing the light extraction 
efficiency (LEE). This method involves the patterning of the substrate using various 
techniques as described in detail in the next chapters.  
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1.3 The goals and organization of the thesis 
1.3.1 The goals of this thesis 
The goal of this research is to developed nano-patterned sapphire substrates to be 
used for the deposition of AlGaInN films by Molecular Beam Epitaxy (MBE). Although 
outside the scope of this thesis the eventual goal is to develop on such substrates AlGaN-
based deep UV-LEDs. The work involves both modeling the nano-patterning for 
maximum light extraction using FDTD method, as well the development of such 
patterned substrates using natural and nano-imprinting lithography.  To test the concept 
of the improved light extraction efficiency AlGaInN films are deposited on such 
patterned substrates by MBE and their emission properties are compared to similar films 
grown on the unpatterned part of the sapphire substrate.  
1.3.1 Thesis organization 
Chapter 1 introduced   the background material related   to the research of this 
thesis. Specifically, it addressed the challenges in fabrication and performance of nitride 
LED devices. Chapter 2 reviews the published literatures related to PSS. Chapter 3, 
describes briefly the experimental methods used in this work. Chapter 4 describes the 
simulation analysis on LEE enhancement by introducing NPSS technology to LEDs 
devices.  The three dimensional Finite Difference Time-Domain (FDTD) is employed as 
the simulation tool.  Chapter 5 presents the fabrication process of NPSS. Submicron nan-
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structures are patterned on the sapphire substrate through naturally lithography and nano-
imprint lithography.  Chapter 6 presents the growth and evaluation of nitride films on 
NPSS by the MBE method. Chapter 7 presents the conclusions and future directions of 
the conducted research. 
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Chapter 2: Literature Review of substrate patterning  
PSS is the sapphire substrate with micrometer-sized or sub-micrometer-sized 
artificial structures on its surface, which contributes to improve the growth by further 
facilitating the annihilation of TDs, and also to increase the LEE. Due to its direct 
performance enhancement, PSS research has received much attention from both 
industrial laboratories as well as academic institutions. Compared to ELO, the use of PSS 
is a powerful approach to generate high quality epitaxial films in the entire wafer as well 
as improve the LEE for LED devices. In the following sections I review the recently 
published works regarding the PSS technology. 
2.1 Fabrication of patterned sapphire substrate 
By far photolithography is still the most commonly used method for fabricating 
patterned sapphire substrate. In [Jae-Hoon et al., 2008] the author presented a typical 
photolithography process for fabricating cone-shape PSS. After a photoresist had been 
coated on a c-plane (0001) sapphire substrate (3.5 um thick), the PR was deformed in Ar 
RIE into cone shape. The sapphire substrate was then etched in ICP-RIE employing 
reactive Cl2 gas. The diameter and period of each cone shape pattern were 3 um and 1–3 
um in this work.  
Natural lithography [H. W. Deckman, et al. 1988] is another effective method to 
pattern the sapphire substrate. Since the pattern dimensions such as height, diameter are 
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defined by the size of particles, this method is more flexible to generate PSS with 
different pattern dimensions. In [Okada 2009], the author presented a process, shown in 
Figure 2.1, to fabricate PSS with polystyrene microspheres.  
 
Figure 2.1: Process flow charts of fabricating PSS through natural lithography [Okada 
2009].  
It needs to be pointed out, that the deformation of polystyrene microspheres or PR 
reflow are key steps for fabricating ‘cone’ shape. For example, in [Zhang 2014], the 
deformation step was skipped so the patterns were in ‘hemispherical” shape as shown in 
Figure 2.2.  
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Figure 2.2:  (left), cone shape PSS [Okada 2009]; (right), bright gray regions on the 
bottom indicate hemispherical shape [Zhang 2014], which was fabricated with natural 
lithography.  
Beside conventional dry etching methods, patterned sapphire substrates were also 
fabricated by wet etching. It is found that H3PO4 -based solution at an etching 
temperature of 300 C, the sapphire wet-etching rate is about 1 mµ /min. The etching rate 
depends sensitively on the H3PO4 concentration and etching temperature [S. J. 2005] 
[Lee2006]. Sapphire etching rate depends also on the crystal orientation and decreases in 
the order of C -plane ≥ R-plane ≥M-plane ≥A-plane. In this case, wet etching is able to 
provide single or semi-polar PSS for certain application (see Figure 2.3).  
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Figure 2.3: (left: is a top SEM image of wet-etched sapphire substrate: (right) schematic 
drawing of PSS made by wet etching methods. This figure shows the process of exposing 
specific lattice plane [Lee 2006]. 
2.2 Mechanisms for reducing dislocations on patterned sapphire substrate 
In this section, the mechanisms for reducing TDs on patterned sapphire substrate 
are discussed. Detailed study about GaN film growth on PSS reveals that ELO-like 
growth mode is a possible explanation to TDs reduction. The basic of idea of how the 
ELO will eliminate dislocation density is the filtering effect of the defects: above the 
mask whereas the laterally grown material is almost defect free as it shown in Figure 2.4.  
 
Figure 2.4:  Schematic representation of ELO; black lines represent dislocations 
[Beaumont 2001].  
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Similar epitaxial lateral overgrowth and selective lateral growth also occurred on 
the PSS. In [Okada 2009], the author conducted a systematic study to prove that the 
laterally growth mode also occurs in the epitaxial growth on PSS (see Figure 2.5). 
Figures 2.5(b) and (c) show that GaN grew only on the flat area of the substrate around 
the cones despite that the LT-GaN buffer layer cover also the surfaces of the cones. This 
result indicates that the ELO growth mode is operational during growth on PSS.   
 
Figure 2.5:  SEM images of GaN grown on RC-PSS for various growth times: (a) no 
growth, (b) 12min growth, (c) 24 min growth, and (d) 36min growth 1.2.3 [Okada 2009]. 
Furthermore TEM studies by [Shin 2009] revealed that nearly no TDs were 
observed at the slope of the cone-shaped regions. GaN layer by lateral overgrowth at the 
  
17 
slope of the cone-shaped regions resulted in less lattice mismatch between GaN and the 
sapphire (see Figure 2.6).  
 
 
Figure 2.6: TEM image indicating that no TDs are observed in sloped regions [Shin 
2009].  
As shown in Figure 2.7 cone shape patterns play the same role as the mask in 
Figure 2.4 to prevent dislocations from propagating perpendicular to the epistaxis layers. 
In [Shin 2009] the TDs is reduced from 109/cm2 to an estimated 107/cm2 using the cone-
shaped PSS. 
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Figure 2.7:	 Schematic representation of ELO-like growth mode on cone shape PSS.  
Further investigation of the propagation of dislocations by TEM reveals that 
instead of propagating vertically, dislocations generated at the GaN/sapphire interface 
were bent laterally [Okada 2009]. In fact, this type of propagation of dislocations is 
another important mechanism for TDs reduction (see Figure 2.8). It has been reported 
that in the epitaxial layer grown on patterned sapphire, the density of TDs and stacking 
faults are significantly [Li 2011]. In [Xu 2014], the author claimed that as the growth step 
is proceeding, most of the TDs were bent by lateral growth. Such phenomenon could be 
accounted for since the dislocation is likely to follow a path of minimum elastic energy 
per unit of growth length of the material [H. Klapper 1972].  
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Figure 2.8: The red line in this figure represent the bent TDs oriented form inclined 
surface of the PSS. These TDs are bent and annihilated eventually. 
Voids that are incorporated in epitaxial films grown on PSS turn out to be another 
important factor facilitating the reduction of TDs. The formation of these voids results 
from the growth anisotropy, which is introduced by the occurrence of different growth 
rates on different crystallographic planes [Beaumont 2001]. On PSS growth anisotropy is 
more likely to happen than in conventional flat sapphire substrates (FSS). As it shown in 
Figure 2.9, in FSS, only certain crystallographic plane faces the material flux. While in 
the PSS, since the substrate surface contains 3D structure, other crystallographic planes 
are also exposed to same growth material flux. As a result, voids will inevitable 
incorporate into films. These voids can terminate TDs so that to prevent them from 
entering to the active region of LED devices. In [Li 2011] the author proposed that TDs 
initiated at the bottom of the etched substrate are mostly stopped by open voids. The TD 
density, estimated from plane view TEM, was 3.6×108cm−2 on the patterned and 
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6.4×108cm−2 on the planar substrates. In [D. Peng 2013] the author also claimed that 
threading dislocations in the vicinity of the voids were bent towards the voids’ sidewalls 
and eventually terminated. In this work, densities of pure edge and mixed TDs were 
1.6×109cm−2 and 3.4×109cm−2 respectively, on PSS and FSS. 
 
 
  
         
Figure 2.9: Upper Left: Growth on FSS with C plane facing the material flux. Upper 
Right: Growth on C-plane and R-plane with same material flux. Low-left: films growth is 
isotropic. Low right: R-plane has smaller growth rate than C-plane and thus voids are 
formed when the film coalesces.  
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2.3 Patterned sapphire substrate: shape and dimension  
In the early stages of growing GaN on PSS, the sapphire substrate was often 
patterned with the shape of grooves or stripes [Tadatomo 2001]. The advantage of this 
groove shape PSS is that it enables in-depth analysis on specific crystalline facets. 
Groove shaped PSS was quickly abandoned by manufactures of GaN LEDs probably 
because its low light extraction efficiency enhancement. However growing AlN/AlGaN 
on such grooved PSS still draws much attention recently. In [Kueller 2011], researchers 
fabricated two type of groove shape PSSs with different inclined facets. They concluded 
that the stripe orientation influences the lateral growth of AlGaN significantly and the Al 
content is strongly dependent on the growing facet, which leads to an inhomogeneous Al 
concentration distribution. Grooves parallel to the [1100]direction were more promising 
patterns for producing flat surfaces (see Figure 2.10).  
 
 
Figure 2.10: Cross-sectional electron microscopy images of an AlN/sapphire stripe 
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pattern overgrown with AlGaN: (a) stripes parallel to the [1100] (b) parallel to the 
[1120]  direction [Kueller 2011]. 
 
Mesa-shaped PSS has also drawn much attention. However, a significant amount 
of TDs are observed above mesa areas as reported by [Wang 2011] [Li 2011]. These TDs 
were potentially more harmful than TDs that were initiated in the flat regions of the 
substrate. This is because the latter can be annihilated with TDs from inclined surface, as 
it indicated in Figure 2.11.  In this case it is desirable to reduce the mesa area in order to 
reduce TDs. This points out that the cone shaped pattern is the most desirable (see Figure 
2.11.  
       
Figure 2.11: left: TDs propagating and annihilation; Right: mesa pattern evolved to cone 
shape pattern   
Up to date, most of commercial available PSS for GaN-based LEDs choose cone-
shaped pattern or hemispherical shapes. It is likely that the cone-shape PSS can 
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effectively improve the epitaxial film quality as well as enhance the LEE to greatest 
extent. Figure 2.12 is an example of commercially available cone-shaped PSS from 
Rubicon Technology.  
 
 
  
Figure 2.12: Top: SEM image of commercial available cone –shape PSS from Rubicon 
technology. Bottom, schematic diagram of come shape PSS form from Rubicon 
technology reveals the currently available pattern dimensions. Pitch: 3 µm, 2 µm & 1.5 
µm, Width: 1.3–2.8 µm, Height: 0.65–2.0 µm 
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NPSS has also drawn much attention in recent years. In [Li 2011], mesa shape 
NPSS is fabricated by nano-imprint lithography. The diameter and period are 250 nm and 
450 nm respectively. Similar NPSS has been presented in [Chan 2009] by natural 
lithography method. The period for of the pattern is around 750nm. Dome-shape NPSS 
with a period of 600nm was reported by [Zhang 2014]. In this work the SiO2 nanospheres 
on sapphire substrate are used directly as a dry etching mask. The problem within these 
NPSS is the mesa region. According to previous analysis, these mesa regions may 
potentially generate more TDs that will propagate vertically.        
2.4 Growth methods and coalescence thickness 
For most applications, flat film surface is required. When growing films on FSS, 
the typical coalescence thickness for MBE is around 1 mµ . However, growing on PSS 
often requires larger coalescence thickness than FSS. Flat film surface can only be 
achieved on PSS when the epitaxial film originating from different parts of the substrate 
coalesce with each other through lateral growth. Thus, increasing the pitch between 
patterns usually leads to larger coalescence thickness. In [D. Peng 2013] the author 
reports that the AlN grown on NPSS completely coalesces after only 3 mµ of growth, 
which is shorter than those reported for micron sized PSS. 
So far, nearly all literature about epitaxial growth on PSS employ chemical 
deposition methods, such Metalorganic Chemical Vapour Deposition (MOCVD), 
  
25 
Metalorganic Vapour Phase Epitaxy (MOVPE), and Hydride Vapour Phase Epitaxy 
(HVPE). Compared to these methods, Molecular Beam Epitaxy (MBE), which is used in 
our group, is a low pressure and low temperature process. Thus, smaller pattern 
dimension maybe also more appropriate for MBE on PSS.  
2.5 Light extraction efficiency enhancement 
 To estimate the LEE enhancement on PSS, LED structures are fabricated on both 
PSS and FSS respectively with identical growth strategy and device sizes. EQE 
measurement is then applied. Several authors reported EQE enhancement from 50% to 
80%. However, as mentioned in Chapter 1, the improved IQE may also contribute to the 
EQE enhancement in addition to light extraction enhancement. In [Dong 2013], UV LED 
structures were fabricated on wet etched PSS. The author used temperature dependent PL 
measurement, and obtained   IQE at 300K of 45% and 28%, respectively, for the PSS and 
FSS, demonstrating nearly 60% enhancement on the PSS. The EQE was nearly doubled 
on PSS. So the LEE enhancement is roughly 25% (assume CIE for both PSS and FSS is 
1). In [Zhang 2014] where GaN-based blue LEDs were fabricated on hemispherical PSS, 
similar analysis showed that the enhancement in EQE of the LED on PSS is mainly 
attributed to enhanced LEE.  
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2.6 Conclusion 
For the fabrication of PSS, naturally lithography proves to be a high efficient 
patterning strategy that can provide patterns size in submicron to microns with various 
shapes. In general, there are three mechanisms for TD reduction. First, similar to ELO 
technology, the lateral growth mode in epitaxy on PSS provides a filtering for TDs. 
Second, TDs that are initiated from inclined surface of the PSS are bent so that they are 
annihilated. This prevents the TDs from propagating vertically to active region. Third, 
with void incorporated in to epitaxial films, are also source of dislocation termination.  
Cone shape PSS in micron-sizes has been commercialized. Compared to other type of 
pattern, cone shape PSS provide the best suppression to TDs in epitaxial films. By 
shrinking the pattern sized down sub-micron, the thickness to smooth out the film could 
be further reduced. NPSS with cone shape is an ideal candidate PSS for its potential to 
reduce TDs. 
Nearly all the literatures about LEDs fabricated on PSS have reported EQE 
enhancement. Although part of this enhancement due to the improved IQE by reducing 
the TDs in the active region, it has been widely agreed that PSS improves the LEE. 
However, the lack of systematic study on the relationship between LEE and pattern size 
and shape restricted further development of PSS pattern design.  
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Chapter 3: Experimental methods 
3.1 Pattern sapphire substrate fabrication 
3.1.1 Naturally lithography  
In [Fischer 1981], monolayers of colloidal particles were first used in the 
fabrication of patterns with micron dimensions. These colloidal particles produced a lift-
off mask after platinum deposition with a total area of 100um2. The concept of nature 
lithography had been presented also in [Deckman and Moustakas 1988]. In this work, 
microporous GaAs/GaAlAs supper lattices were successfully fabricated using nature 
lithography employing polystyrene spheres. The dimensions of the pores are mainly 
determined by the sized of the polystyrene spheres. Currently, the natural lithography is a 
widely used fabrication method in both micron and nano scales. Compared to 
conventional lithography, the advantages of naturally lithography method are three fold. 
First, the time required to develop this technology is rather short. Specifically, unlike the 
photolithography or nanoimprint lithography where a mask or a mold should be built 
first, the commercially available colloidal particles can be directly applied on the 
substrate and used as etching or lift-off mask. The controllable size of the colloidal 
particles is another advantage of nature lithography. Pattern sizes can be not only defined 
by size of nanoparticles, but also by subsequent changing their size by dry etching. 
Finally, the natural lithography has the potential to scale up to larger substrate sizes 
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without increase in cost.  
The first step in natural lithography is to assemble a 2-D monolayer of the 
colloidal particles on the wafer surface. This is also the most important step because the 
properties of this layer such as uniformity and defects in the two-dimensional crystal will 
eventually are transferred onto the substrate. In general, four methods have been 
developed for assembling a monolayer of colloidal particle onto a substrate. Such 
methods include the Langmuir-Blodgett method [L. Huang 2001], spin-coating, vertical 
deposition [Ye 2001] and floating-transferring technique [Burmeister, 1997]. Spin 
coating has been used in number of groups to prepare patterned substrates with micro-
scale dimensions. However, finding optimized spin conditions takes a significant effort, 
especially for coating small substrate such as 1 cm2. After the monolayer of particles has 
been assembled, the next step is to transfer this pattern to the substrate. Using the 
particles as a dry etching mask is a straightforward approach. It works well when 
patterning substrate consisting of soft materials like GaAs. However, when the substrate 
is a hard material such as sapphire, this approach is not feasible since the etching 
selectivity between substrate and particles is low. Some authors suggest that this 
monolayer of particles can be used as lift-off mask. In this case, other type of mask could 
be assembled on the substrate though a deposition process such E-beam evaporation or 
sputtering. In [Arseniy et al., 2011], nanorods were fabricated on quartz substrate through 
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this approach (see Figure 3.1). 
 
 
Figure 3.1: The PS particles act as a lift-off mask for the deposited Cr. Cr has better 
etching selectivity in ICP-RIE etching than PS particles [Arseniy et al., 2011]. 
There is also literature suggests that the pattern transfer process of natural 
lithography can benefit by incorporating other lithography methods. Researchers in China 
have successfully fabricated PSS using a process that combines photolithography, natural 
lithography and wet etching. In [Dong P et al., 2013], the author used the procedure 
shown in Figure 3.2 to fabricate PSS. Since the PS nanospheres will be attacked during 
wet etching, the proposed process transfers the pattern, which was defined by the PS 
nanospheres, to the SiO2 layer. Such layer of SiO2 can be used as a wet etching mask.  
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Figure 3.2: Schematic of the fabrication process flow to create nano-patterns on a 
sapphire substrate [Dong P et al., 2013].  
3.1.2 Nanoimprint 
Nanoimprint lithography is proposed and demonstrated by Prof. Stephen Y. Chou 
in 1995 [Stephen Y. 1995]. It uses mechanical deformation to transfer topographic 
patterns from a mold to the layer of imprint resist. Nanoimprint lithography (NIL) has 
advantage of high throughput, high resolution (<10nm) and low cost that considered to be 
a candidate for next generation of nano scale lithography technology. The basic process 
of a nanoimprint lithography are (1) spin coating the substrate with nanoimprint resist, (2) 
a mold with nano structures on its surface is pressed on the target substrate under certain 
pressure, temperature and duration of time (3) separate the mold and substrate. (4) Small 
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amount of resist left on the substrate are cleaned out by O2 based reactive ion etcher or 
plasma ashier.  
3.1.3 Electron Beam Lithography 
Electron beam lithography has been commonly used to fabricate NIL molds [C. 
Vieu 2000]. Direct writing is the most common EBL approach. A finely focused electron 
beam in Gaussian round shape moves with the substrate to expose the PMMA one pixel 
at a time [Tseng 2003]. The pattern resolution of direction writing can be as high as 10nm 
[Vieu 2000]. The EBL system at Boston University Photonics Center PML lab has a 
minimum beam size of 30nm. Since in NPSS we are targeting pattern sizes about 
400~600 nm, then   the minimum beam size is capable of providing fine resolution. The 
lift off is the most popular process used in direct electron beam writing. Such process 
consists of several steps that are shown in Figure 3.3. PMMA is spun- coated on the 
silicon wafer and baked in on a hot plate. Before loading to the electron beam system, a 
gold film a few nanometers thick is deposited on PMMA using sputter coating. This layer 
of gold helps to focus the electron beam by improving conductivity of PMMA. After 
metal deposition, lift-off process and reactive ion etching, the pattern defined by the 
electron beams writing is transferred to the silicon wafer. 
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Figure 3.3:  E-beam lithography process  
3.1.4 Reactive Ion Etching  
The reactive ion etching (RIE) is a widely used dry etching technique in micro 
fabrication. In this work, sapphire substrate is patterned through this method. A 790 
series reactive ion etcher from Thermal Plasma is used. It is a parallel plate or capacitive 
system shown in Figure 3.4. The name of the parallel plate comes from the two parallel 
plates in the chamber. The bottom one which holds the wafer platter is electrically 
isolated from the rest of the chamber [Reactive-ion_etching 2014]. Etching chemicals gas 
coming from the top of chamber and leave trough a turbo pump at the bottom.   
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4  
Figure 3.4: (Left) a photo of RIE system. Right the schematic of the RIE chamber. A RIE 
consists of two electrodes (1 and 4) that create an electric field (3) to accelerate the lions 
(2) toward the surface of the samples (5). A diagram of a common RIE setup.  
 
The chemically reactive plasma, which is generated by high radio frequency (RF) 
electromagnetic field, is used to remove the materials from the substrate.  The oscillating 
electric fields strips electrons from the process gas molecules and create the plasma. The 
striped electrons are eventually grounded to the walls of the chamber. Since the bottom 
platter is electrically floated a vertical electric fields directed towards the wafer plate is 
formed. Process gas ions are accelerated by this field and bombard the wafer to remove 
the materials.  
Based on the process gas, the etching process could be either a chemical process 
or a physical process. For example, in this work we employ Trifluoromethane (CHF3) to 
etch sapphire. The F+ ions will reactive with Al atoms and the producing etch products in 
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the form of AlF3 or AlOxFy, which is nonvolatile but has a higher sputtering yield than 
aluminum oxide [Kim et al., 1995]. On the other hand, Argon plasma can be used to etch 
the polystyrene spheres, since Argon is an inert gas, its plasma will only stripe materials 
from the spheres through physical bombardment. The etching rate and profile are 
strongly depended on the many process parameters. With the provided by 790 system, the 
user can set the pressure of the camber, gas flow, and RF power. The units used for each 
parameter are milliTorr, standard cubic centimeter per min (SCCM) and watts 
respectively.  There, three parameters control the etching profiles in this work. 
3.2 Molecular Beam Epitaxy  
Molecular Beam Epitaxy (MBE) is a thin-film deposition process in which 
thermal beams of atoms or molecules react on the clean surface of a single-crystalline 
substrate, held at high temperatures and under ultrahigh vacuum (UHV) conditions 
(typically at 10-10 Torr) [Moustakas , 1999]. The UHV makes it possible to grow epitaxial 
films with high purity. Compares to HVPE or MOCVD, the MBE can be viewed as a low 
temperature physical process of thin film deposition. 
Another advantage of UHV condition is it allows the study of surface, interface 
and bulk properties of the growing film in real time by employing a variety of structural 
and analytical probes such as reflection high energy electron diffraction (RHEED). This 
is a powerful technique in characterizing the surface quality of crystal growth in real 
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time. RHEED system used in this work consists of a 10 kV electron gun and a phosphor 
screen. The incidence angle is typically at 0.5° to 2.5° with respect to the surface of the 
sample. Figure 3.5   shows the schematic of the RHEED system equipped in our Gen-II 
MBE system.  
 
Figure 3.5:  RHEED system setup [Yitao 2007]. 
The epitaxy proceeds by having "molecular beams" of constituent elements 
impinging on the growth surface, where they arrive, diffuse, re-evaporate and finally 
incorporate into the growing film [Yitao 2007]. Figure 3.6 shows a schematic diagraph of 
the GEN-II MEB system.  
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Figure 3.6: Schematic of the MBE system used in this work. [Yitao 2007].  
The effusion cells provide the metal flux during growth.  Sample transfer trolley 
helps to move the substrate from the entry chamber through the gate to the growth 
chamber. Entry chamber used to load samples and it is the only chamber that sees 
atmospheres. In the buffer chamber, the sample is degased using a resistance heater. The 
growth chamber is the place where the materials are deposited on the sample. 
3.3 Surface morphology and thin film optoelectronic characterization  
3.3.1 Field Emission Scanning Electron Microscopy 
In order to characterize the surface morphology of the patterned sapphire 
substrates, as well as the nitride films grown on such substrate, I employed the Field 
Emission Scanning Electron Microscopy (FE-SEM). In this work, the surface 
morphology of epitaxial; film is characterized by a Zeiss Supra 40VP system for FE-
SEM imaging. In this system, most of SEM images are generated in secondary-electron 
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mode (SE2). In general, the FE-SEM system generates electrons by a sharp metal cathode 
or carbon nanotubes (tip diameter about 100nm) biased at high voltages. The electrons 
beam is accelerated and focused on the sample surface trough electromagnetic lenses. 
This focused electron beams bombards the sample and removes secondary-electrons from 
the sample. These excited electrons are collected by the detector. An image about the 
characterizations of the surface is constructed by comparing the intensity of secondary-
electrons to the scanning primary electrons. Comparing to the AFM, the contrast FE-
SEM picture provide an estimate surface roughness feature. However, by measuring the 
cross-section the thickness of various patterns as well as the slope of the various features 
can be determined accurately. [Yitao 2007] 
 
3.3.2 Photoluminescence  
Photoluminescence (PL) is the emission of light from form a semiconductor after 
excitation from a light source. In this work, the Photoluminescence (PL) employed to 
evaluate the optoelectronic properties of the AlGaInN thin films. The emission profile of 
the thin films can be obtained by exciting it with external photons that have the energy 
larger than the energy gap of the semiconductor. In our PL system, the external photons 
source is a He-Cd laser from Kimmon emitting at 352nm. The laser is driven at pulsed 
mode and peak intensity is 10 mW. Figure 7.7 is the PL measurement setup used in this 
  
38 
work. The luminescence is collected by a large diameter collimating lens. The light is 
dispersed through a monochromator and detected by a photomultiplier (PMT), and 
converted to digital signal through an analogue-to-digital converter (ACW). More details 
regarding the PL set-up can be found in Dr. Ian Friel's doctoral dissertation [Friel, 2005]. 
  
Figure 3.7:  Photoluminescence measurement setup used in this work 
3.3.3 Cathodoluminescence  
Cathodoluminescence (CL) is similar to the photoluminescence but the electron-
hole pairs are produced by bombarding the semiconductor with high energy electrons. 
The electron beams used in CL could be focused in an area that significantly smaller than 
the laser beam spot used in PL. This enables the detailed study on specific region of the 
films separately.  CL measurements in this work are performed in a JEOL SEM system. 
The focus of the electron beam followed the procedure of SEM imaging. The acceleration 
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voltage is an important parameter of the CL measurement for it controls the energy of the 
electrons and will eventually effect the luminescence intensity. As a result, when 
studying the CL emission from different films positions, the voltage shall be kept 
unchanged in order to achieve good comparison.  
Chapter 4: Finite-Difference Time-Domain Simulation  
4.1 Introduction 
As mentioned in section 1.2.2, the LEDs are suffered from low LEE because the 
significance reflective index gap between the LEDs crystal and air. Various methods 
have been presented, among which the texturing surface becomes the most widely LEE 
enhancement technique. In fact, the LEE enhancement by using PSS utilized similar 
principle. In [Yablonovitch et al., 1993], the author presented that LEE is tripped by 
roughing the LED surface.  
 
Figure 4.1 Illustration for LEE enhancement by roughing LED surface. (a) Light are 
trapped in planer surface due to low escape angle. (b) Rough surface gave light multiple 
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chances to escape from device [Yablonovitch et al., 1993].      
As shown by figure (a) from [Yablonovitch et al., 1993], the photons were 
trapped in the semiconductor layer. To increase the chance of photons to escape surface 
is important for improving the LEE [Yablonovitch et al., 1993]. When the surface be 
textured (see figure 4.1) the reflected light get more chances to escape textured surface. 
However, such explanation is based on ray optics. As we all know, LEDs devices work in 
different wavelengths so that one textured surface should have diverse effects on multiple 
wavelengths. In fact, simulations done by [Zhang 2014] for GaN-based blue LED on PSS 
reported that dimension of the patterns have a significant influence on LEE. As a result, it 
is important to apply LEE simulation at certain target wavelength for different patterns. 
The results of such simulation can be used for optimizing PSS design with respect to LEE 
enhancement. 
This chapter presents a systematic FDTD simulation analysis for LEE 
enhancement with various patterned sapphire substrates. Such computational analysis 
aims to find the best patterning strategy for sapphire substrate in order to maximize LEE 
for UV LEDs. Section 4.2 reviews the FDTD methodology. Section 4.3 describes the 
process of UV LED modeling. The results and analysis are presented in section 4.4.  
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4.2 Basis FDTD methodology 
Developed in 1966 by K.S. Yee [K. Yee 1966], Finite-Difference Time-Domain 
(FDTD) method is a powerful computational tool in electromagnetics and photonics that 
covers a wide frequency range with a single simulation run. It has been used to calculate 
LEE enhancement for OLED devices with photonics crystal lattice [Y.J. Lee 2003] and 
blue LEDs fabricated with pattered sapphire substrates [Zhang 2014].  
FDTD is a modeling technique that provides numerical analysis for computational 
electrodynamics. The algorithm of FDTD works by using central-difference 
approximations of a set of finite differences to approximate the spatial and temporal 
derivatives of time-dependent Maxwell’s equations. Space is fragmented into cubic cells 
known as Yell cells [Matthew 2005]. Each cell has a dimension that smaller than 
wavelength. 
 
Figure 4.2 Standard Yee cell geometry [Matthew 2005]  
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Time is digitalized into steps that represent the time required for the field to travel 
from one cell to the next. The values of the electric field are based on the values of the 
magnetic field at the previous time step and vice versa because the FDTD methods is 
based on time marching algorithm.  
4.3 Modeling Process 
4.3.1 Simulation region 
To implement an FDTD solution of Maxwell's equations, a computational domain 
must first be established. The computational domain is the physical region that the 
simulation will be performed.  
 
 
Figure 4.3 Left: Typical UV LED structure on sapphire substrate. Right: a truncation 
scheme for UV LED structure with 2 mµ  thickness AlN and 1 mµ  sapphire substrate.  
Ideally the computational region should contain all layers of a UV LED device. 
However, the computation for three-dimension structure will overload any computer 
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provided for this dissertation. According to [Zhang 2014, Chan 2009, Dang 2007], a 
truncation scheme is present in figure 4.3. AlN with 2 mµ  thickness is sufficient for the 
simulation. The thickness of sapphire is set to 1 mµ . Although the thickness of sapphire 
is much less than common substrate thickness, it was found that the thickness of the 
sapphire substrate does not influence the simulation results appreciably [Han 2013].  
4.3.2 Simulation source 
In the active layer of LED, photons are created by the spontaneous emission. Each 
photon has a random direction, phase and polarization. This process must be described 
quantum mechanically in terms of photons, however, spontaneous emission can be 
approximated classically by using an electromagnetic dipole sources. In this work, an 
electric dipole source at center wavelength 280nm (the threshold between UVB and 
UVC) with normalized power is used. Since the light generated in the active layer is 
unpolarized, in this modeling, incoherent unpolarized dipole is employed using the 
method that can be found at [Incoherent unpolarized dipole 2014].  
4.3.3 Boundary conditions 
Regarding to FDTD simulation about LEE, there are two boundary conditions that 
commonly used: Perfectly matched layer (PML) and Perfect Metal (PM). The detailed 
mathematic model for PML can be found in [J. Berenger 1994]. It strongly absorbs waves 
that propagating out of the computational region truncated by PML boundary. This leaves 
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the interior region free from reflected waves. PM, on the contrary, allows no energy to 
escape out of the simulation region defined by such boundary.  
The lateral simulation region dimension is related to boundary conditions.  
Ideally, the actual LED device size (hundreds of microns) should be used however, as the 
computational resources are limited in this work, a truncated lateral simulation region 
must be applied.  A truncated lateral region with 3 mµ  (about ten times of center 
wavelength) is used by applying PM boundary conditions in this work. Such boundary 
condition has been used in [Kim 2008, Ryu 2010, Ryu 2013]. Compares to PML 
condition, by which the simulation region is viewed as isolated from the other part of 
device with only single dipole source, PM can simulate the multiple sources situation by 
the reflected wave from its boundary.  
4.3.4 LEE enhancement calculation 
The light extraction efficiency (LEE) for an LED is defined as  
Out
Total
PLEE
P
=     (4.1) 
OutP  is the total power that escapes into the air above the LEDs. The power of the dipole 
sources ( TotalP ) is calculated by first setting up power monitors around it from six 
normalized direction, then sum up the power from these six monitors to be the TotalP .  
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Figure 4.4 the yellow frame indicate the six power monitors for calculating total powers 
of the dipole source in the middle. 
There are two strategies for calculating OutP  regarding to different LED 
packaging. If light coming out from sapphire substrate corresponds to flip-chip bonding 
package, then a power monitor is placed above sapphire substrate to record OutP  (Figure 
4.5 left). If the lighting coming out from epitaxy layer, which correspond to wire-bonding 
package, then the power monitor should be place above the AlN layer (Figure 4.5 right). 
In this dissertation, the former structure is applied in modeling because it requires less 
calculation region yet offers the same modeling accuracy.  
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Figure 4.5 Left, crossection schematic diagram for flip-chip bonding simulation strategy. 
Right: crossection schematic diagram for wire-bonding simulation strategy. 
The LEE enhancement is defined as follows. In figure 4.6 the LEE for flat and patterned 
sapphire substrate is calculated separately. The enhancement is given by: 
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Figure 4.6 Left, cross-section schematic diagram for flip-chip bonding simulation 
strategy. Left: LEE calculation for flat substrate. Right: LEE calculation for PSS.  
As a result, the total enhancement of LEE is given by: 
Out
Total
Flat
Flat Flat
P
LEE
P
= , Out
Total
Pattern
Flat Pattern
P
LEE
P
= , Enhance Pattern
Flat
LEE
LEE
=  (4.2) 
4.3.5 Structure and dimension of the pattern 
The pattern structure used in this simulation are mainly hexagonal lattice. This 
structure in accord with natural lithography method used in this work. The diameter and 
period as it shown in figure 4.7 are the most important dimension parameters of the top-
down view. Pattern height is also reported to have significant influence on the LEE.  
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Figure 4.7 Right: hexagonal lattice; Left: illustration of pattern dimension parameters. 
These three pattern structures will be varied systematically in the following simulations. 
The LEE enhancement will be calculated for each set of dimension parameters. The pillar 
shape as well as the cone shape patterns will be studied in the same way.  Notice that the 
diameter for cone shape patterns in this works refers to bottom diameter. The current 
computer used in this work cannot provide a full scan for all parameters. As a result, 
among diameter, period and height, one or two parameters will set to be fix to highlight 
influence of the other parameter. 
4.4 Results 
4.4.1 LEE versus periods 
Pillar shape pattern is first used here. The pattern height is set at 280nm. While 
varying the period with a step of 100nm, different diameters are applied in the simulation.  
Since diameter of the pattern should always smaller than the period, each diameter, we 
applied eight steps for period scanning.  
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Figure 4.8 LEE simulation versus different pattern period.  
The simulation results reveal that when the pattern diameter is set at the 50 nm the 
LEE is significantly smaller. Notice that the LEE is even blow unit at the period of 
300nm to 800nm.   
Cone shape patterns are also introduced in this simulation, however, the bottom 
diameter is fix at 275nm and so as the height of the pattern which is 280nm. The Pattern 
period varies from 280nm to 1200nm.  
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Figure 4.9 LEE simulation versus different pattern period in cone shape.  
The LEE enhancement drops almost lineally with pattern period, the maximum 
enhancement is 6.48 with the period of 280nm, which is the center frequency of the light 
source.  
4.4.2 LEE versus Diameters  
To find out how the LEE will change with different pattern diameters, the pattern 
height and period are set at 280nm and 400nm respectively. Figure shows the results 
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when using the pillar shape patterns and with/without voids incorporated. The patterned 
diameters are varied from 150 nm to 400nm with step size of 25nm. 
 
Figure 4.10 LEE simulation versus different pattern diameters in pillar shape.  
The simulation reveals the diameters size from around 250nm to 350nm provide 
best LEE enhancement.  
Similar simulation study was also carried on cone shape pattern. The bottom 
diameter varies from 150nm to 400nm with a step of 25nm. The height and period are set 
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at 280nm and 400nm respectively.  
 
Figure 4.11 LEE simulation versus different pattern diameter in cone shape.  
The best LEE enhancement given by diameter of 375nm. This maximum value 
7.28 is 12% higher than maximum of pillar shape pattern.  
4.4.3 LEE versus Height 
When fabrication patterned sapphire substrate, pattern height can be tuned easily 
with etching times. In the simulation, the pillar shape pattern is used with the period of 
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400nm and diameter of 325nm. The height of the pattern changed from 50nm to 500nm 
with a step size of 25nm. 
 
Figure 4.12 LEE simulation versus different pattern height. 
  It turns out that from 50nm to 150nm, the LEE is doubled. However, when the 
pattern height is above 150nm, the LEE is oscillating around 6.5. The maximum LEE is 
7.02 at the pattern height of 375nm. 
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Chapter 5: Fabrication of nanopatterned sapphire substrates 
5.1 NPSS made by Natural lithography 
5.1.1 Assembling monolayer of particles by floating-transferring technique 
 In this dissertation, the floating-transferring technique is employed to assemble a 
monolayer of polystyrene spheres on the sapphire substrate. Such method unitizes the 
feature of polystyrene mono-sized particles that are able to self-assemble on the water-air 
interface. Generally the floating-transferring technique has more flexibility and is able to 
assemble hexagonal pattern over large area [Zhang et al., 2008]. The polystyrene 
particles are firstly dissolved into solvent that contains anionic surfactant such as sodium 
dodecyl sulfate (SDS). The SDS prevents particles from conglomerating and helps to 
form uniform suspension. Uniform as it is, particles within such suspension stay in 
amorphous state. When apply such suspension onto the water-air interface, particles 
crystallized into two-dimensional (2D) hexagonal structure. There are two methods for 
applying particles suspension on to water-air interface. A lower injection rate of the 
spheres suspensions is potentially beneficial to form a uniform monolayer, so micro 
syringe pump is usually used to inject the suspension. The pump provides good control 
on injection rate, usually within the range of 0.1-0.5 µL/min [Ho 2011]. In this 
dissertation, however, we use a similar process as described by [Zhang et al., 2008]. 
These authors first spread the particle suspension onto the wafer surface and then 
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immersed the wafer in the water. Compared to using micro-syringe, this method provide 
good result with lower cost. 
After the monolayer of particles being assembled on water-air interface, next step is 
to transfer monolayer from the water-air interface onto the wafer surface, at it is indicated 
in Figure 5.1. The idea is to slowly pick up the floating monolayer of particles with 
substrate.  
 
Figure 5.1: Schematic of process of coating a monolayers of polystyrene spheres on a 
substrate. 
Extra water will inevitability be incorporated in between the particle. Drying process 
is needed but hot baking or blowing with air driers is not recommended. Based on surface 
morphology observation (see Figure 5.2), multilayer accumulation of particles are more 
likely forms with faster wafer evaporation rate. 
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Figure 5.2: Optical microscope picture indicates that, multilayer accumulation (green 
regions) of particles forms with faster evaporation rate. 
A similar conclusion can be reached by studying the surface morphology by 
SEM. As shown in Figure 5.3 there are some accumulated particles (AP) on the 
monolayer hexagonal lattice.  
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Figure 5.3:  Upper-left: AP is observed on the surface (highlighted in red circles). Upper 
right: Surface spheres lattice made by ethanol to suspension ratio of 1:1. Bottom left: 
Surface spheres lattice made by ethanol to suspension ratio of 2:1. Bottom right: Surface 
spheres lattice made by ethanol to suspension ratio of 1:2. 
 
The purchased particle suspension needs to be diluted with ethanol before inserted 
on the water surface. The amount of ethanol that is incorporated into suspension turns out 
to have influence on APs density. In order to find the best ethanol concentration, three 
particle suspensions with different ethanol concentrations were prepared and inserted on 
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the water surface. Although APs are observed in each test ratio, as it indicated in Figure 
5.3 the monolayer made by ethanol to suspension ratio of 2:1 gives the best uniformity 
and the smallest AP density.  
During the injection of the suspensions, a significant amount of particles directly 
dissolved into water other than floating on the surface. Figure 5.4 illustrates this 
observation. These dissolved particles will eventually incorporated into particles lattice 
and form APs on the top. To further reduce the APs density, a steering process was 
implemented. By steering the water under the monolayer, all of the dissolved particles are 
distributed uniformly throughout the vessel space. After steering, a few of dissolved 
particles can incorporate into the monolayer lattice during the process of collecting these 
particles with the submerged sapphire substrate. 
  
Figure 5.4: Left, before steering the water, the majority of the colloidal particles 
accumulate under the monolayer in the surface. 
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Right, after the steering, particles in the water distributed uniformly all over the 
vessel space. After the coating process, the monolayer of spheres on sample surface 
forms a hexagonal lattice, which is confirmed by the SEM image shown in Figure 5.4. 
 
Figure 5.4: SEM image of the monolayer nanospheres that are assembled on the 
substrate. 
5.1.2 Pattern transfer 
In the early stage of this work, SiO2 nanospheres had been assembled on the 
sapphire substrate to be used as a dry etching mask. However, the etching selectivity 
between SiO2 and sapphire is too low so that the patterned structure is too shallow. Figure 
5.5 shows the surface morphology of a NPSS fabricated with 600nm diameter SiO2 
spheres. (Bowen the Figure caption say 800 nm. Which is the correct number?) 
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Figure 5.5: The surface morphology of a NPSS fabricated with 600nm diameter SiO2 
spheres. The height of the patterned features is around 120nm. The RIE etching 
parameters are Ar=5 sccm, SF6=10 sccm, RF power 350 W, chamber pressure 10mTorr 
and etching time 8mins 30secs 
Based on the simulation results, pattern heights lower than 150nm will limit the 
LEE enhancement of the pattern sapphire. In order to make deep patterns, an improved 
pattern transferring process is developed in this dissertation. It is known from the 
literature that metals such as Ni and Cr have better etching selectively than SiO2 in 
fluorine-based RIE.  The basic idea is to first use a lift-off process so that the pattern 
defined by the polystyrene spheres is transferred to a layer of PMMA. Then use this 
pattern to define a metal mask through a second lift-off process. Figure 5.6 shows the 
process flow chart. Each step in Figure 5.6 represents the various steps in the process: (a) 
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The sapphire substrate is soaked in piranha etch (H2SO4:H2O2 = 3:1) for 5min; (b) 
PMMA was spun-coated on the sapphire substrate; (c) use the floating method to 
assemble a monolayer of polystyrene spheres on the PMMA; (d) Deposit  30nm of 
Chromium by  electron beam (E-beam) evaporation: (e) Soak the sample immediately in 
DI water for 2 min after metal deposition and then vibrated in ultrasonic cleaner for 30s 
to carry out a lift-off process. Metal has better adhesion with PMMA so that the 
polystyrene spheres lift off extra metal and leave a pattern that is reversed to that of 
polystyrene spheres; (f) PMMA is etched down to sapphire surface in an O2 –based RIE 
with metal mask; (g) Deposit another layer of metal, Ni or Cr, by  E-beam evaporation. 
This layer of metal serves as etching mask in the following dry etching step and its 
thickness may various from 50nm to 200nm; (h) Soak the sample in acetone followed by 
ultrasonic agitation for 5 minutes to carry out second lift-off process; (f) The sapphire 
substrate with the metal mask (Ni/Cr) is etched in fluorine-based RIE; (g) after removing 
the residue mask, the pattern that defined by spheres is transferred to sapphire substrate. 
Figure 5.7 shows the SEM images for some of the steps described in Figure 5.6. 
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Figure 5.6:  Process flow chart for pattern definition on the sapphire substrate 
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Figure 5.7:  shows corresponding SEM pictures for some of the steps listed in figure 5.6. 
Top left: Corresponding to figure (d) shows spheres with metal on top of PMMA, In 
some areas the spheres have already been lifted off; Top right: Corresponding to figure 
(e) after spheres liftoff in water leaving a Cr mask on the top of PMMA. Middle left: 
Corresponding to figure (h) after liftoff in acetone, Ni mask was built on the sapphire 
surface. Middle right: Corresponding to figure (h) Cr mask was built on sapphire surface. 
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Ni and Cr mask have similar plate-shape on the substrate, however, the patterns 
created by these two kinds of mask reveals significant difference.  
 
5.1.3 Reactive etching properties  
In this section, the results of reactive ion etching related to natural lithography in 
this work are presented. The reported data such as etching rate, selectivity and sidewall 
slope are useful for further optimizing the PSS fabrication. 
As was mentioned earlier, one of advantages of the naturally lithography is that 
the dimensions can be tuned by shrinking the diameter of the polystyrene particle through 
RIE. The etching recipe used in this work is: Ar=20sccm, O2=10 sccm Chamber 
pressure=100mTorr and RF power is 150W. Such recipe provide etching rate about 
1nm/s on polystyrene particles.  
 
Figure 5.8:  Reducing the size of polysterene spheres by RIE. Left: RIE for 30s etching. 
Right: 40s of RIE. These two samples were etched under the same conditions with an 
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average diameter of 332nm and 322nm respectively. The etching rate is estimated as 
1nm/s. 
 
Another important parameter is the etching rate for sapphire is the metal mask.  
CHF3 is employed as the etching gas. Etching recipe is: CHF3=20 sccm, Chamber 
pressure =25mTorr, RF power =350W. To measure the etching rate, four c-plane 
sapphire samples with the same Ni mask are etched in identical etching condition 
respectively for 10min, 20min, 30min and 40min. SEM cross-section measurement is 
used to study the height of the pattern. The results are shown in Figure 5.9. 
 
  
Figure 5.9: Top left: 10min etching, with average pattern height 65nm; Top right: 20min 
etching, with average pattern height 140nm; Bottom left: 30min etching, with average 
pattern height 240nm; Bottom right: 40min etching, with average pattern height 270nm.  
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The etching rate of the C-plane sapphire substrate is about 7 nm/min.  From the 
Figure 5.9, one could also estimate the etching selectivity between c-plane sapphire and 
Ni. After 40min etching, the Ni mask has been etched about 62nm at a rate of 1.5 
nm/min. Thus, the etching selectivity between c-plane sapphire and Ni is around 4.6.  
SEM studies on etched sapphire also reveal some different features between Ni and Cr 
masks. Figure 5.10 (left) shows the surface morphology of a sample that is etched with 
80nm Ni mask and Figure 5.19 (right) shows surface morphology of a sample that is 
etched with 120nm Cr mask. Although the etching conditions for both sample are 
identical. After 40min etching, there is still some Ni mask left but the Cr mask was 
removed even though the Cr mask is 40nm thicker than the Ni mask.   
 
Figure 5.10:  Left: the SEM picture of the sapphire surface after etched in RIE for 40min 
with Ni mask. Right: the SEM picture of the sapphire surface after etched in RIE for 
40min with Cr mask.  
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We also found that the sidewall slopes of patterns in dry etching are closely 
related chamber pressure. In order to figure out the relationship between pattern slope and 
chamber pressure when etching c-plane sapphire, we employed another SEM cross-
section measurement. The results are presented in Figure 5.11. The etching recipe is 
identical to that used in Figure 5.10.   For the gas follow and power. However, the 
chamber pressure used in these experiments is 25 mTorr, 50 mTorr and 100 mTorr 
respectively.  
 
  
Figure 5.11:  Top left: 30min etch in 25mTorr; Top right: 30min etch in 50 mTorr ; 
Bottom left: 30min etch in 100mTorr; Bottom right: the indicated side wall slopes. 
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The side wall slopes are 74o 74 o68o respectively. These results indicate that the 
anisotropic etching rate increases with the chamber pressure. Also, the cross section 
measurement reveals that the etching rate drops to 5nm/s by increasing the etching 
chamber pressure from 25mTorr to 100mTorr. 
5.1.4 Post etching process-Effect of annealing 
The post etching process refers to the annealing after the dry etching of the 
sapphire substrate. Originally annealing was employed to remove any surface damage 
induced by the plasma etching on the sapphire substrate. It turns out that these processes 
also have significant effect on surface morphology of the PSS. 
The etched sapphire substrate with cone shape on it was annealed in air at 1050 °C for 
one hour. The Figure shows the side wall slope before or after the annealing process. The 
side wall slope changed from around 75o to 40o (See Figure 5.12) 
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Figure 5.12: The cone shape pattern is modified by the annealing process. 
5.2 NPSS made by Nanoimprint lithography    
5.1 Mold and imprint resists  
The main requirements for the material of the mold include hardness, 
compatibility with traditional micro fabrication processing, and the thermal expansion 
coefficient of the material [Guo 2007]. The mold can be made from materials such as Si, 
SiO2 and quartz, but also soft materials like PDMS. In this dissertation, Silicon is chosen 
to be the mold material for the following reasons: (1) Low cost. (2) Silicon has better 
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electrical conductivity than SiO2, which is beneficial for EBL process. (3) The thermal 
conductivity of Si is generally better than SiO2, which helps to improve thermal 
nanoimprint pattern resolution [Zhang 2011]. The mold used in this work was fabricated 
by Dr. Haiding Sun by EBL on a silicon wafer with a total patterned area of 2 mm2. As 
shown in Figure 5.13, it has a hexagonal lattice pattern with a period of 550nm and 
bottom diameter of 350nm. The height of the pattern is about 300nm. 
 
Figure 5.13: SEM image shows the surface morphology of imprint mold. The periodicity 
is much better than the hexagonal patterns made by naturally lithography.  
The nanopatterns with high density on the NIL mold increase the total surface 
area which will contact the NIL resist during the imprint process. Such large contact area 
will lead to a strong adhesion force between mold and NIL resist. If the mold surface is 
not treated properly, the resist will stick onto the mold after the imprint step. Coating the 
mold surface with low-surface-energy layer is a popular solution. Polybenzoxazine 
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[Wang 2007], fluorosilane [Guo 2007], hyperbranched perfluorinated polymer [Faircloth 
2000] all have been reported to be reliable mold release agents. In this work, the NTX-
100 mold release agent from Nanonex Co. is used.  
The imprint process is to transfer the surface pattern structure from the mold to 
the layer of imprint resist by mechanical pressure. That requires NIL resist to be easily 
deformable under an applied pressure and should have a sufficient mechanical strength as 
well as good mold-releasing properties to maintain their structural integrity during the de-
molding process [Guo 2007]. In that case, two requirements for the imprint resist must be 
satisfied during process. First, the Young’s modulus of the resist should be significantly 
lower than that of the mold [Y. Hirai et al., 2002]. Second the resist material should have 
sufficiently low viscosity [Y. Hirai 2005]. Based on different imprint processes, resists 
used in NIL process have two groups. One is called thermal NIL resist and the other is 
ultraviolet (UV) NIL resist. To meet the lower Young’s modulus and lower viscosity 
requirement, thermal resist must be heated up over the glass transition temperature (Tg) of 
the resist material, so that both the Young’s modulus and viscosity will drop several 
orders of magnitude compared with their respective values at room temperature. NXR-
1025 from Nanonex Co. is used in our work. It is a thermal plastic resist designed for 
fabricating patterns with dimensions anywhere from sub-10nm to micro-meters using the 
thermal nanoimprint lithography (T-NIL) process. 
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5.2.2 Fabrication of NPSS through nanoimprint process.  
The NX-B100/200 nanoimprintor from Nanonex Co. was used to perform the 
thermal imprint process. This machine can process wafers up to three inches and also 
supports UV nanoimprint. A typical thermal imprint process runs on NX-B100 consists 
of three phases: pre-impirnt, which consists of imprint and ramp down.  In the pre-
imprint, the chamber temperature ramp up close to imprint temperature while the 
pressure increase to the level that slightly below the imprint pressure. This phase is set to 
warm up the whole system for the imprint process. In the following phase the 
temperature and pressure reach the optimized value for the imprint process. The 
temperature and pressure are held for a period of time defined by the user. During this 
phase, the pattern on the mold is transferred to the glassy state resist. In the next phase, 
the resist transfers from the glassy state to solid pattern. Such process requires system 
temperature ramping down while maintaining the system pressure. The whole process is 
controlled by a computer and can be programmed in the following window. It needs to be 
pointed out that the ramping speed is not programmable in NX-B100/200 nanoimprinter. 
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Figure 5.14: The fabrication process of NPSS through NIL. The entire processes can be 
grouped in two phases. The first is called imprint where the patterns are transfer from the 
mold to the NIL resist. The second phase is called pattern transfer, similar in natural 
lithography  
The entire process of NPSS fabrication through nanoimprint lithograph is 
illustrated in Figure 5.14. (a) The substrate is spin-coated with thermal imprint resist 
NXR- 1025 from Nanonex Co. The thickness is of the resist is around 180nm. (b) The 
imprint process is executed in the NX-B100 machine. The imprint temperature and 
pressure are 135 °C and 250 psi. The imprint duration is 25 seconds. (C) Use O2 RIE to 
clean the residue resist is a critical steps in NIL, the residue resist may ruin the following 
lift-off process. The etching depth should be well controlled. The RIE etching chamber 
pressure is 20mTorr, O2 gas flow is 20sccm, and RF power is 150W. This recipe etches 
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the NXR-1025 at rate around 3nm/s. After the cleaning, a reverse pattern of mold is 
imprinted on the resist. (d) 80 nm Ni is deposit on the sample. Starting from this step the 
following process is called pattern transfer, similar in natural lithography. The thickness 
of Ni should be carefully chosen in order to proceed with the following lift off process. A 
rule of thumb is that this thickness of metal should be less than half of the total thickness 
of the imprint resists.  (e) A standard lift-off process is performed in acetone because 
NXR-1025 dissolves in acetone. (f) The RIE is used to transfer the pattern to the 
substrate, the etching parameters are similar used in natural lithography. (g) after remove 
the residue mask, the NPSS fabrication is compete.  
Figure 5.15 shows the surface morphology of the Ni mask and NPSS made by 
NIL. In section 5.1.4, above, we reported that Ni is a more suitable mask for the 
fabrication of pillar shape patterns as shown in Figure 5.15 
         
Figure 5.15: Left, Ni mask assembled on the sapphire substrate. Right, Pillar shape NPSS 
made by NIL. 
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Chapter 6: Growth and characterization of AlGaInN films on nanopatterned 
sapphire substrate by MBE. 
In this chapter, three nitride thin films grown by MBE on nanopattern sapphire 
substrates and their properties were investigated. These films were grown by Dr. Haiding 
Sun and Dr. Moustakas using the Gen-II MBE system. 
6.1 PS003: AlN on shallow etched NPSS 
One-micron thick AlN film was deposited on the previously discussed NPSS by 
MBE. This patterned sapphire substrate was made by natural lithography using SiO2 
(700nm in diameter) spheres and RIE etching. Figure 6.1 shows the surface morphology 
of NPSS substrate before growth. The diameter of the pattern is around 600nm with 
height of 120nm. In this work, each fabricated NPSS has been numbered. The one used in 
this section is numbered as PS003. 
 
Figure 6.1: Surface morphology of sample PS003 made by natural lithography using SiO2 
(700nm in diameter) spheres. 
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The NPSS is degreased in organic solvent and soaked in piranha for 5 mins to clean the 
etching residues. The substrate is rinse in DI water and blown dry using a N2 gun before 
being put into the growth chamber.  
6.1.1 Surface morphology  
Figure 6.2 shows the surface morphology of the epitaxial AlN film. During the 
fabrication of the NPSS, there are some regions on the substrate that deliberately left 
unpatterned in order to compare the films grown on patterned and flat substrates. The 
films grown on patterned, flat and boundary regions are observed separately. 
  
  
Figure 6.2: Surface morphology of AlN deposited on the pattern region of the substrate 
described in Figure 6.1 in different scales. 
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Figure 6.3: Surface morphology of AlN deposit on flat region in different scales. 
  
Figure 6.4: Surface morphology of AlN deposit on the boundary between patterned and 
smooth parts of the sapphire substrate in different scales. 
 
The difference in surface morphology of the films grown on patterned and flat 
areas reveals that under the same growth condition, the 1 µm thick AlN film on the flat 
part of the substrate is atomically smooth, while on the patterned part of the substrate the 
substrate is not smooth. Instead it appears that hexagonal domains were formed on the 
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top of the patterns features of the substrate. These data provide some evidence of lateral 
epitaxial overgrowth. 6.1.2 Cathodoluminescence Measurements (CL) 
The CL measurements were carried out on both patterned and flat region of the 
AlN film.  In each region, the same measurement was repeated three times in different 
spots (see Figure 6.5). 
 
Figure 6.5:  CL measurements on patterned and flat regions of the AlN film. 
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Figure 6.6 shows the average CL spectra of the measurements in the three spots.  
 
The total integrated intensity from pattern region is around 2.88 times higher than 
the flat region. This indicates that the film deposited on the pattern substrate has better 
light extraction efficiency. 
6.2 PS018: AlN/AlxGa1-xN films grown on deep etched NPSS  
The second example includes the deposition of 2µm-thick AlN followed by 1µm 
thick   AlGaN film on NPSS by MBE. This patterned substrate is made by natural 
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lithography with improve pattern transfer procedure. Figure 6.7 shows the surface 
morphology of NPSS substrate before growth. The diameter of the pattern is around 
350nm with height of 230nm. The NPSS used in this section is numbered as PS018. 
        
        
Figure 6.7:  Surface morphology of PS018 in different scales. The diameter of the pattern 
is around 350nm and the period is 400nm in hexagonal lattice. The substrate was 
subjected to the same cleaning process as described in section 6.1. 
 
6.2.1 Surface morphology of the AlN /AlGaN films 
Figure 6.8 shows the surface morphology of the AlGaN film grown on pattern 
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region.  In the low magnification one can observe dark and bright regions. Based on 
lower magnification images, the bright regions represent large nucleation island. While in 
the dark regions, there are high density of small nucleation islands. The islands trap the 
light so that the overall region looks dark.         
  
  
Figure 6.8: Surface morphology of AlN /AlGaN film deposit on the pattern region of the 
sapphire substrate in different scales. 
SEM also was conducted at flat regions on the film as shown in Figure 6.9. It 
proves that under same growth conditions, the films grown on pattern areas are not 
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flattened out as the films on the unpattern region. The lateral growth is still insufficient.  
 
 
Figure 6.9: Left: films grown on flat region of this NPSS. Right: Boundary between 
flattened and not flattened films. It shows a clear difference in surface morphology. 
 
6.2.2 Cross section SEM 
Since the film on this NPSS is almost flattened out, a cross section SEM 
measurement is employed in order to obtain more information about the growth process 
of the films. The comparison between pattern and flat regions also highlight the impact 
from the NPSS.  Figure 6.10 clearly shows the boundary between the patterned and flat 
films as well as the vertical structure of the film.  
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Figure 6.10:  Overview in low magnification of the cross section.  
From Figure 6.11, which focuses on the boundary between AlGaN and AlN film, 
one can see that the pattern features “propagate” vertically from the sapphire to the layer 
of AlN. This situation suggests the current lateral growth rate is not high enough to lead 
to smooth AlN films within two microns of growth.  
 
Figure 6.11:  AlN and AlGaN boundary cross section. 
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Figure 6.12 is another comparison between films grown on patterned and flat 
substrate. Such figure present that film quality on NPSS seems lower than that on flat 
substrate. Although voids appeared in both films those voids in NPSS are larger and 
unregulated. 
 
Figure 6.12:  Left: cross section of films on NPSS. Right: cross section of films on flat 
sapphire substrate. 
 
Figures 6.13 shows the morphology of the films adjacent to the substrate. Thus 
these images provide information about the early stage of epitaxial growth on the NPSS.  
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Figure 6.13: cross section SEM images focus on the border of NPSS patterns and early 
stage of AlN films. These pictures to some extent show the nucleation process on the 
NPSS. 
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6.2.3 Cathodoluminescence measurements (CL) 
The CL measurement was employed on both pattern and flat region of the films 
(see Figure 6.14). The average integrated luminescence intensity enhancement is 1650%. 
That means films on the NPSS has at least 16 times of LEE compares to the films on flat 
sapphire substrate. 
The luminescence peaks are also different from both films.  The peaks from films 
grown on NPSS present a red-shift. Such results may indicate on same growth conditions 
(Al flux Ga flum), less Al (more GaN) is likely to have incorporated into the films 
resulted in the red-shift in the luminesce peak. 
 
Figure 6.14: CL measurement of PS018 with films on both pattern and flat substrate. 
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6.3 PS007: GaN / InGaN quantum well on NPSS 
In this work, the GaN/InGaN films were also deposited on the NPSS to 
investigate its significant on the film epitaxy. One micron of GaN followed by 7 pairs 
InGaN/GaN MQWs was deposited on NPSS by MBE. This patterned substrate is made 
by NIL. Figure shows the surface morphology of NPSS substrate before growth. The 
diameter of the pattern is around 350nm with height of 230nm.The NPSS used in this 
section is numbered as PS007. The surface cleaning procedure before growth is similar to 
previous sections. 
        
         
Figure 6.15: Surface morphology of PS007. Since the pattern is defined by a mold made 
with EBL, the periodicity is better than the hex lattice made by natural lithography. 
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6.2.1 Surface morphology 
   
   
FIGURE 6.16:  Top view surface morphology of the GaN/InGaN epitaxy films 
The film is not flattened out. There are clear gaps between large nucleation islands.  
The size of the hexagonal nucleation islands are around 600nm, larger that the pattern 
diameter of the NPSS. These larger islands touch each other but did not yet coalesce. 
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Figure 6.17: The films grown simultaneously on the flat and patterned sapphire substrate 
under same condition.  
 
The films grown on the flat and patterned sapphire substrate do not have a flat 
surface. Also, when taking these SEM images, the images taken over the patterned 
sapphire substrate areas do not show charging effect. However, the image taking over the 
flat substrate regions is charging. It may suggest that the films grown in NPSS have better 
electrical conductivity.  
 
6.2.2 Photoluminescence measurements (PL) 
The PL measurement of sample PS007 is shown in Figure 6.18. The PL was 
carried on films grown on NPSS as well as flat areas of the substrate. 
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Figure 6.18: PL spectra of the InGaN MQWs 
 
  It turns out that the total luminescence intensity from the film grown on NPSS is 
10 times stronger than the films grown on flat substrate. The PL intensity of the films 
grown on NPSS shows two peaks. This result is in similar with previously reported 
works. In [Cuong 2007], the author also reported two peaks on the PL spectrum of the 
InGaN quantum wells grown on PSS (see Figure 6.19).  The peak at shorter wavelengths 
may be due to emission from the semi-polar surfaces, since there is evidence that the 
incorporation of In in these planes is smaller. 
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Figure 6.19:  Temperature-dependent PL spectra of LED structure with self-aligned 
micro pits grown on PSS [Cuong2007]. 
 
6.2.3 Cathodoluminescence measurements (CL) 
Again, the CL measurement is conducted on both regions. However, the CL 
intensity enhancement is not as large as the PL intensity enhancement for PS007 (see 
Figure 6.20). The integrated enhancement of the luminescence is 91%. Such 
enhancement may be only introduced by the improved light extraction efficiency.  
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Figure 6.20:  The CL measurements spectra from sample PS007. The peak at around 
360nm comes from bulk GaN material and the peak at around 430nm come from the 
InGaN MQWs 
  
340 360 380 400 420 440 460 480 500
1000
1500
2000
2500
3000
3500
Wavelenght (nm)
LE
E
CL measurement on PL 007
 
 
PS007 InGaN/GaN nopattern 
PS007 InGaN/GaN pattern area 
  
93 
Chapter 7: Conclusions and future directions 
7.1 Fabrication of Patterned sapphire substrate  
With improved pattern transfer process, the natural lithography method is an ideal 
candidate for fabricating NPSS. The cost to fabricate larger substrate is relatively lower 
since the natural lithography does not need to have photo mask or imprint mold.  
Nanoimprint lithography has been used to fabricate commercially available NPSS. 
However, the big challenge is the fabrication of the mold with high quality nanopatterns.  
Metal provide better etching selectivity than polystyrene in fluorine based process gas. Ni 
and Cr are used as the etching mask. Based on the surface morphology measurement, the 
vertical as well as the lateral etching rate for Cr mask are significant higher than Ni mask. 
As a result, with Ni as a dry etching mask, column-like shape can be made. By using Cr 
as mask, the cone shape pattern is likely to be made. 
The vertical etching rate of sapphire by using the fluorine based process gas is 
around 7nm/min. With increased chamber pressure, this rate can drop slightly, resulting 
in different sidewall slope of the cone shape patterns. The post etching process such as 
annealing can also modify the pattern structure on the substrate. 
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7.2 LEE enhancement with NPSS 
The center wavelength is set at 280nm, so the LEE enhancement also refers to this 
wavelength. These analysis and conclusion improve the design of PSS regarding to 
maximizing the LEE in DUV region. 
Base on the results presented in section 4.4.1, the period has a significant 
influence on the LEE. Generally at a certain diameter, the LEE enhancement drops with 
increasing the pattern period. One of possible explanation is the density of patterns will 
drop with increasing the pattern period, as a result the flat substrate can be viewed as a 
special case when period goes to infinity where there is no LEE enchantment.  
Base on the results presented in section 4.4.2, although the LEE will change with 
various pattern diameters, its influence is not as large as the period. For the pillar shape 
pattern with period of 400nm, when the diameter changes from 350nm to 400nm, the 
LEE drops by about 50%. Both with/without voids the results indicate that there is a best 
pattern interval to maximized LEE enhancement for certain wavelength. For the cone 
shape patterns, the trend is different as the LEE increase almost linearly with the 
diameter. The property is potentially beneficial to the epitaxial growth where larger 
pattern diameter helps to achieve coalesce films at shorter growth time.  The maximum 
LEE enhancement is also 12% higher than that of pillar shape pattern. Thus, the cone 
shaped pattern may be an ideal candidate for UV LED devices. 
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Base on the results presented in section 4.4.3, when the height of pattern exceeds 
150nm, its effect on LEE enhancement is not significant. However, if the pattern height is 
lower than 150nm, the LEE enhancement drops sharply.  
In summary, cone shaped PSS with a period of 400nm, diameter of 375nm gives 
the best LEE enhancement for the 280nm. Based on the simulation results, the pattern 
height should exceed 150nm.  Generally, to maximize the LEE in the DUV region, the 
pattern dimension should ramp down to nano level. That means the commercially 
available MPSS are not effective for DUV LEDs.  Thus patterning substrates for UV 
LEDs, the pattern dimension should be close to the center wavelength. The simulation 
also reveals that it is not effective to pattern the sapphire with dimensions down to 100nm 
with respect to the LEE enhancement.  
7.3 Nitride films grown on NPSS by MBE 
The films grown on NPSS are not flattened out with the growth thickness in this 
work. The films grown on the patterned sapphire structure shows the tendency to 
coalesce but the lateral growth is still not sufficient. Although, the surface morphology 
measurement shows that large nucleation island are assembled during the growth on 
NPSS which may indicates that the film quality can be improve by this technology. There 
is a significant enhancement of the luminescence intensity from films grown on NPSS. In 
this work, considering the crystal quality of the films grown on NPSS is not as good as 
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those grown on flattened sapphire substrates, it is safe to conclude that such large 
enchantment luminescence intensity is the contribution of the improved LEE.  
7.4 Future works 
7.4.1 Finite-Difference Time-Domain Simulation for UV LEDs 
The model of the LEDs device can be further improved. Since only two layers are 
used in this work and the simulation region is also small. Such simulation model may 
restrict the validity of the simulation results. The boundary conditions also need to be 
optimized in the future. The periodic boundary conditions maybe a better candidate to 
simulate periodic structures on the substrates. By using the more powerful computer, the 
meshing accuracy can be improved. 
7.4.2 NPSS fabrication 
The uniformity of the NPSS fabricated by natural lithography is not as good as the 
nanoimprint lithography. This issue can be address by improving the process of 
assembling a monolayer of polystyrene spheres on the sapphire substrate. It is also 
desirable to fabricate these substrates with large surface area. As for the fabrication 
methods, the wet etching should be explore in the future because its ability to fabricate 
pattern substrate with certain polarity. 
In this work, the thermal NIL methods was used. In the future, the UV imprint 
process could be used. By using UV imprint resist, the lower Young’s modulus and lower 
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viscosity requirements of UV resists are naturally satisfied because the UV curable 
precursors are in liquid phase at room temperature. This helps to avoid imprint defects 
that are caused by thermal expansions during heating up substrate. Another potential 
benefit of UV imprint process is it may allow patterning larger area substrate with small 
mold by stamp-release-stamp process. 
7.4.3 Growth strategy 
As it shown from the surface morphology figures, films grown on NPSS by MBE 
is not flattened out. In the future, lateral growth rate should be enhanced in order to 
achieve flat film surface. In order to benefit from both NPSS technology and fine 
structures defined by the MBE, nitride semiconductor films should be first fabricated on 
those NPSS by those epitaxy methods with higher lateral growth rate such as MOCVD or 
HVPE. High quality LEDs structure could be built trough MBE on these template. In that 
case, the device fabrication cost can be lower because in the MBE step, there is no need 
to grow thick template before quantum confined structure. 
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